Conference proceeding
FPGA implementation of a novel architecture for PCR related measurements in DVB-T
ESA'04 & VLSI'04, PROCEEDINGS, pp.606-610
01 Jan 2004
Abstract
In the DVB domain, the MPEG-2 transport stream carries, in addition to audio and video data, a Program Clock Reference (PCR). The PCR is used to synchronize the MPEG-2 decoder clock in multimedia receiver The PCR values can be affected by an offset inaccuracy due to encoder imperfection or can be affected in arrival time by jitter The measurement of different PCR parameters like draft, precision and jitter are necessary for evaluating the decodability efficiency. These measurements are generally achieved using a Phase Lock Loop (PLL) and a set of measurements filters as it is recommended in the standard for the measurement of the Quality of Services (QoS) in DVB-T In this paper we propose a real-time measurement system for the analysis of PCR related parameters. The ADPLL and the associated set of measurement filters are implemented in an FPGA and the experimental results are presented.
Metrics
7 Record Views
Details
- Title
- FPGA implementation of a novel architecture for PCR related measurements in DVB-T
- Creators
- C ManninoH RabahC TanougastY BervillerA JaniautS Weber
- Contributors
- H R Arabnia (Editor)L T Yang (Editor)
- Publication Details
- ESA'04 & VLSI'04, PROCEEDINGS, pp.606-610
- Conference
- ESA'04 & VLSI'04
- Publisher
- C S R E A Press
- Number of pages
- 5
- Resource Type
- Conference proceeding
- Language
- English
- Academic Unit
- Electrical and Computer Engineering
- Identifiers
- 991019203715404721
InCites Highlights
These are selected metrics from InCites Benchmarking & Analytics tool, related to this output
- Web of Science research areas
- Computer Science, Hardware & Architecture
- Computer Science, Theory & Methods