Sign in
Reducing Logic Encryption Overhead Through Gate Level Key Insertion
Conference proceeding

Reducing Logic Encryption Overhead Through Gate Level Key Insertion

Kyle Juretus, Ioannis Savidis and IEEE
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), pp.1714-1717
IEEE International Symposium on Circuits and Systems
01 Jan 2016

Abstract

Engineering Engineering, Electrical & Electronic Science & Technology Technology

Details

UN Sustainable Development Goals (SDGs)

This output has contributed to the advancement of the following goals:

undefined

Source: InCites

InCites Highlights

These are selected metrics from InCites Benchmarking & Analytics tool, related to this output

Web of Science research areas
Engineering, Electrical & Electronic