Logo image
Back
Reusing Leakage Current for Improved Energy Efficiency of Multi-Voltage Systems
Conference proceeding

Reusing Leakage Current for Improved Energy Efficiency of Multi-Voltage Systems

Md Shazzad Hossain, Ioannis Savidis and IEEE
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), v 2019-, pp 1-5
01 Jan 2019
DOI: https://doi.org/10.1109/ISCAS.2019.8702425

Abstract

Engineering Engineering, Electrical & Electronic Science & Technology Technology
A novel method for the delivery of power to subthreshold (sub-V-t) circuits is proposed. The unused leakage current during idle-mode operation of super-threshold (super-V-t) circuits is used to supply sub-V-t circuits. Super-V-t and sub-V-t circuits are simulated in a 45 nm CMOS technology, where the super-V-t circuits operate at 1.2 V and generate a sub-V-t voltage of 380 mV. The proposed technique is compared with two conventional methods, one that uses separate power distribution networks for super-V-t and sub-V-t circuits (baseline) and the second that implements voltage stacking. The implementation of the proposed leakage reuse (LR) technique on the s27 ISCAS89 benchmark circuit results in a reduction of the total, static, and peak power consumption to, respectively, 0.41x, 0.207x, and 0.7x that of the baseline technique. The leakage reuse technique also reduces the peak voltage noise on V-SS and the V-SS settling time to, respectively, 0.68x and 0.44x that of the baseline at a cost of a 1.24x increase in the FO4 delay. In addition, the LR technique implemented on the s208 ISCAS89 benchmark circuit reduces the peak voltage noise on the virtual ground (VGND) and the VGND settling time to, respectively, 0.28x and 0.23x that of the voltage stacking technique.

Metrics

10 Record Views
2 citations in Web of Science
6 citations in Scopus

Details

InCites Highlights

Data related to this publication, from InCites Benchmarking & Analytics tool:

Web of Science research areas
Engineering, Electrical & Electronic
Logo image