Conference proceeding
Skew-aware capacitive load balancing for low-power zero clock skew rotary oscillatory array
2010 IEEE International Conference on Computer Design, pp 209-214
Oct 2010
Abstract
Rotary clocking is a traveling wave based high-speed resonant clocking technology with low-power and controllable-skew properties. Capacitive load balance and bounded clock skew are identified as the primary requirements to maintain a stable oscillation frequency across the rings and to achieve timing closure, respectively, in the rotary oscillatory array (ROA). Towards this end, two methodologies are proposed to achieve balanced capacitive loads across the rings of the ROA with a bounded skew constraint. Experiments performed on IBM R1-R5 benchmark circuits show a 5.62X improved capacitive balance and a 3.67% improved clock skew to a total skew of 6.55% of the clock period at 1.8GHz. SPICE simulations show that the frequency variation across the rings of the ROA is reduced from 10.14% to 2.12% as well. Power dissipated with the proposed optimization methodologies are within ±1.5% of the conventional design automation techniques for rotary synchronization.
Metrics
Details
- Title
- Skew-aware capacitive load balancing for low-power zero clock skew rotary oscillatory array
- Creators
- Vinayak Honkote - Drexel UniversityBaris Taskin - Drexel UniversityIEEE
- Publication Details
- 2010 IEEE International Conference on Computer Design, pp 209-214
- Publisher
- IEEE
- Resource Type
- Conference proceeding
- Language
- English
- Academic Unit
- Electrical and Computer Engineering
- Web of Science ID
- WOS:000286933700030
- Scopus ID
- 2-s2.0-78650746797
- Other Identifier
- 991019168307004721
InCites Highlights
Data related to this publication, from InCites Benchmarking & Analytics tool:
- Web of Science research areas
- Computer Science, Hardware & Architecture
- Computer Science, Theory & Methods
- Engineering, Electrical & Electronic