Logo image
Back
Skew-bounded low swing clock tree optimization
Conference proceeding

Skew-bounded low swing clock tree optimization

Can Sitik and Baris Taskin
Proceedings of the 23rd ACM international conference on great lakes symposium on vlsi, pp 49-54
02 May 2013
DOI: https://doi.org/10.1145/2483028.2483059

Abstract

clocking low-power low-swing vlsi
This paper introduces a methodology that optimizes the performance of a low swing clock tree under a skew bound. Low-swing clock trees are preferred for a reduction in the clock switching power, with an expected trade-off in clock slew and skew. In this paper, a heuristic optimization process is introduced that keeps the clock skew under the same skew budget of the originating full-swing clock tree. In this low swing clock optimization, the low power consumption property is preserved. The effect of slew on the logic timing, which is naturally degraded due to low-swing operation, is analyzed within timing slack of some paths in order to highlight the effectiveness of the low swing clock trees in lowering power consumption with limited impact on timing constraints. The experiments performed with the 4 largest ISCAS'89 benchmark circuits operating at 500~MHz, 90~nm technology and 4 different V dd levels show that the optimized low swing clock tree can achieve an average of upto 11.0% reduction in the power consumption with no more than a skew degradation of 0.5% of the clock period (i.e. within the practical skew budget).

Metrics

8 Record Views
8 citations in Scopus

Details

Logo image