Logo image
Back
Design Methodology for Voltage-Scaled Clock Distribution Networks
Journal article   Peer reviewed

Design Methodology for Voltage-Scaled Clock Distribution Networks

Can Sitik, Weicheng Liu, Baris Taskin and Emre Salman
IEEE transactions on very large scale integration (VLSI) systems, v 24(10), pp 3080-3093
01 Oct 2016
DOI: https://doi.org/10.1109/TVLSI.2016.2539926

Abstract

Computer Science Computer Science, Hardware & Architecture Engineering Engineering, Electrical & Electronic Science & Technology Technology
A low-voltage/swing clocking methodology is developed through both circuit and algorithmic innovations. The primary objective is to significantly reduce the power consumed by the clock network while maintaining the circuit performance the same. The methodology consists of two primary components: 1) a novel D-flip-flop (DFF) cell that maximizes power savings by enabling low-voltage/swing operation throughout the entire clock network and 2) a novel clock tree synthesis algorithm to ensure that the same timing constraints (i.e., clock frequency, skew, and slew) are satisfied. The proposed methodology is integrated within an industrial design flow. Experimental results on ISCAS'89 benchmark circuits demonstrate that the overall power consumed by the clock tree can be reduced by up to 27% and 44% in, respectively, 32- and 45-nm technologies while satisfying the same timing constraints. Furthermore, the proposed low-swing DFF cell maintains the clock-to-Q delay the same while achieving up to 32% and 15% power savings in the overall flip-flop power of the benchmark circuits at, respectively, 1- and 1.5-GHz clock frequencies.

Metrics

8 Record Views
17 citations in Web of Science
21 citations in Scopus

Details

InCites Highlights

Data related to this publication, from InCites Benchmarking & Analytics tool:

Collaboration types
Domestic collaboration
Web of Science research areas
Computer Science, Hardware & Architecture
Engineering, Electrical & Electronic
Logo image