Journal article
Synthesis of Analog and Mixed-Signal Circuits on a Programmable Array
IEEE transactions on very large scale integration (VLSI) systems, pp 1-14
28 May 2025
Abstract
In this article, a novel field-programmable analog array (FPAA) has been developed for the configurable implementation of various analog circuits. The proposed architecture not only supports system-level reconfiguration but also enables transistor-level programmability. The FPAA is comprised of a 3\times 4 configurable analog block (CAB) array, with a single configurable logic block (CLB) added to each column to allow for the programming of digital circuits. Passive devices, including programmable capacitors and resistors, and active transistor pairs (TPs), are utilized to implement both continuous-time and discrete-time circuits. A placement algorithm is developed that efficiently maps analog circuits onto the FPAA fabric by finding the optimal vertical and horizontal locations for the assignment of transistors. In addition, to reduce the complexity of placing devices on the fabric, a technique is developed that matches TPs in the same vertical level to predefined topologies in a library. Routers are included to connect devices implemented on the FPAA fabric. The proposed FPAA occupies an area of 4 mm 2 in a TSMC 65-nm fabrication process. The smaller circuits implemented on the FPAA fabric include a folded-cascode amplifier, a strongArm comparator, a continuous-time integrator, and a switch-capacitor integrator. The larger analog and mixed-signal circuits implemented on the FPAA fabric include a four-stage pipeline analog-to-digital converter (ADC) and a first-order delta-sigma modulator. The programmed folded-cascode amplifier exhibits a tunable gain of 28.3 dB to 34.8 dB and a programmable 3-dB bandwidth of 3.3 MHz to 5.3 MHz. The configured comparator provides a resolution of less than 3 mV when comparing two signals. The implemented first-order delta-sigma modulator operates at a frequency of 15 MHz and provides an effective number of bits (ENOBs) of 6.8 when utilizing an oversampling ratio of 128\times . The configured pipeline ADC provides an ENOB of 3.7 for a sampling frequency of 15 MHz.
Metrics
2 Record Views
Details
- Title
- Synthesis of Analog and Mixed-Signal Circuits on a Programmable Array
- Creators
- Ziyi Chen - Drexel UniversityIoannis Savidis - Drexel University
- Publication Details
- IEEE transactions on very large scale integration (VLSI) systems, pp 1-14
- Publisher
- IEEE; PISCATAWAY
- Number of pages
- 14
- Grant note
- N00014-22-1-2071 / Office of Naval Research CNS-1751032 / National Science Foundation
- Resource Type
- Journal article
- Language
- English
- Academic Unit
- Electrical and Computer Engineering
- Web of Science ID
- WOS:001499464800001
- Scopus ID
- 2-s2.0-105007854825
- Other Identifier
- 991022055174404721
InCites Highlights
Data related to this publication, from InCites Benchmarking & Analytics tool:
- Web of Science research areas
- Computer Science, Hardware & Architecture
- Engineering, Electrical & Electronic